ABSTRACT The global robust output voltage regulation problem for dc-dc buck converter systems is investigated by means of designing a sampled-data almost disturbance decoupling (ADD) control methodology. Aiming to effectively restrain the output fluctuation caused by load variations, a physically realizable robust controller is proposed by employing a linear discrete-time observer to generate reliable state-reconstructed information under the conception of sensorless control. By virtue of output feedback domination approach, the proposed control strategy is able to achieve ADD, i.e., the output voltage interference can be arbitrarily attenuated in the L 2 gain sense. To ensure the theoretical rationality of the proposed approach, rigorous stability analysis for the hybrid closed-loop system is provided. Moreover, both simulation and experimental results demonstrate the effectiveness of the proposed controller, and the regulating principle and robustness analysis of involved parameter selection are studied. The direct-designed digital compensator will facilitate the practical implementation in power electronic systems.
I. INTRODUCTION
DC-DC switched-mode converters are popularly used in various power industrial systems due to their inherent superior characteristics of low cost, high reliability and simple structure. Different types of the DC-DC converter have been applied in the modern industries which demand high dynamic performance, such as communication systems [1] , transportation systems [2] , [3] , renewable energy systems [4] - [6] , hybrid energy storage system [7] , [8] . However, as one important topology of converters, DC-DC buck converters are typical dynamical nonlinear systems and their control problems are well acknowledged as a challenging issue [9] - [11] , considering load variations, inevitable parameter uncertainties and exogenous disturbances which could lead to instability and performance degradation.
Many advanced control algorithms have been investigated for DC-DC converter systems, aiming to improve the performance such as output voltage regulation precision, current ripple attenuation and control responding speed. Regarding to the attenuation control problem for parameter uncertainties or load variations, numerous nonlinear control strategies for DC-DC converter systems can be found in the literature, such as sliding mode voltage control (SMVC) [12] - [14] , adaptive control [15] , [16] , extended state observer (ESO) [17] , disturbance observer-based control (DOBC) [18] , finitetime control [19] , [20] , model predictive control (MPC) [21] , [22] , etc. But most of these methods are dependent on either two closed-loops or multiple sensors. Typically, sensors for measuring voltage or current are implemented by shunt resistors and Hall-effect sensors. However, the limitations of shunt resistors are the power loss and the limited bandwidth. Although Hall-effect sensors have been used widely because of satisfactory accuracy and galvanic isolation, the shortcomings of high price and residual magnetism cannot be neglected [23] , [24] .
Notably, in order to replace the physical current sensors, sensorless current-mode (SCM) control [25] and discretetime SCM control [24] are proposed respectively, but these two algorithms are strongly dependent on a double-loop control structure. A current sensorless method (CSM) based on an ESO [26] and another CSM control method based on a reduced-order observer [27] both perform with satisfactory disturbance rejection ability against load variations, but two methods rely on continuous-time observers which are difficult to realize. With the development of sampled-data control technology and micro-controller technology, the advanced control strategies can be implemented by digital circuits that are programmable and flexible [28] , [29] . Although the sampled-data control method has been widely used in DC-DC buck converter systems [24] , [29] - [32] , few attention has been paid to the allowable sampling period for the digital controllers. And in many practical power electronic systems, the selection of the sampling period largely depends on the engineering experience, without theoretical support.
An interesting work [33] discusses the problem about how to determine the sampling period and presents a sampled-data controller, which is based on a reduced-order discrete-time observer to achieve output voltage regulation with simple structure and strong robustness. Moreover, the discrete-time technique makes it easier to design a compensator via microcontrol chips and provides the engineers a reliable implementation. However, only uncertainties of the capacitance and inductance are considered in this work. This motivates the research of this paper to implement a direct digital designed controller by means of sampled-data output feedback control and realize voltage regulation for DC-DC buck converter systems in the presence of load variations or uncertainties.
In recent years, there have been some research results about sampled-data output feedback control to solve different problems for nonlinear systems in [34] - [38] . The work [35] addresses the global stabilization problem and [36] considers the semi-global stabilization problem. A sampled-data output feedback controller for solving the almost disturbance decoupling (ADD) problem is constructed in [37] . A discretetime ESO (DTESO) based control is proposed to estimate the disturbance information and solve the anti-disturbance control problem in [38] . The constraint conditions of the scaling gains and the sampling period have been discussed in these papers, which is beneficial for the realization of the digital control in power electronic systems.
Mindful of the advantages of the sensorless control [24] , [25] , [27] and the sampled-data control [24] , [33] , we propose a sampled-data controller design strategy for DC-DC buck converter systems in this paper to achieve robustness against load resistance changes, inspired by the work [33] , [35] , [37] . Based on the ADD algorithm, a sampled-data sensorless control method for a class of DC-DC buck converter systems is explicitly constructed to suppress the interference of disturbances/uncertainties. It will provide us with a novel solution to attenuate the disturbance on the output voltage channel to an arbitrary degree in the L 2 gain sense [39] . Firstly, a discrete-time observer is constructed to estimate the states at the sampling point. Secondly, by taking advantage of the output feedback domination approach, the globally convergent property of the hybrid closed-loop system can be guaranteed by a delicate stability analysis. Compared with the previous results focusing on the output voltage control problem under load variations, the research significance of this paper are described as follows:
• A sensorless control strategy is proposed to estimate the state information online, hence not only the implementation cost can be reduced but also the control reliability is improved.
• The detailed relationship among the control performance, involved control parameters and the allowable sampling period is illustrated.
• The direct sampled-data control design will facilitate practical implementations via micro-control chips with better comprehensive performance, including fast tracking, strong robustness and disturbance attenuation against load variations. The remainder of this paper is arranged as follows. In section II, the mathematical model for DC-DC buck converter is introduced, and a change of coordinates for the system is made. Section III designs a linear discretetime observer and an output feedback control law. Besides, the parameters of the sampled-data sensorless controller are identified explicitly. Numerical simulations and experimental results exhibited in Section IV testify the validity of the proposed approach and some regular knowledge for parameter selection is obtained. Then a conclusion is drawn in the last section.
II. SYSTEM DESCRIPTION AND PROBLEM FORMULATION
The typical DC-DC buck power converter with a digital compensator is a circuit of power electronic components connected as shown in Fig. 1 . PWM control strategy is used to achieve the output voltage adjustment by controlling the semiconductor switches, while the duty ratio µ ∈ [0, 1] of PWM is regulated by the digital compensator. In the power converter structure, E stands for the voltage of the external power source, and R, L, C are the circuit load resistance, inductance, capacitance, respectively. Let v o , i L and v r denote the output voltage, inductor current and reference output voltage, respectively. VOLUME 6, 2018 The dynamic model of the DC-DC buck converter, as described in [9] , can be deduced as follows
In particular, the involved component R is uncertain and changes along with load variations in actual applications. And it can be formulated as
where θ(t) depicts the uncertain nonlinear parameter but is bounded due to its physical sense.
, then the system model (1) can be rewritten as followṡ
where u(t) = µE − v r LC and ω(t) = −θ(t).
Assumption 1:
The disturbance input ω(t) caused by the load variations/uncertainties in the actual buck converters is bounded and satisfies
Remark 2: In many engineering applications, signals that we selected or exogenous disturbances are square integrable, and they must be energy-bounded. For many control systems, the purpose of interference suppression technique is to restrain the gain from the input disturbance to the controlled output [39] . This comment applies equally in the power electronic systems.
Remark 3: Theoretically, the load variations, denoted by a lumped item ω(t), can be regarded as an additional disturbance of the control system. In most cases, the item ω(t) has the nonlinear characteristics and this will be reflected on the output voltage. Taking consideration of the possible unpredictable variations of loads, a robust controller will be of practical significance.
In order to propose an appropriate control scheme, a suitable transformation of coordinates is introduced for the nonlinear system (2), as defined in the following formula with a parameter ≥ 1 which will be determined later,
Then the nonlinear system (2) becomeṡ
In what follows, by defining
the converter system (3) can be rewritten aṡ
The purpose of this paper is to devise a sampled-data sensorless controller, such that the ADD problem for every uncertain disturbance input ω(t) ∈ L 2 will be solved.
III. SAMPLED-DATA SENSORLESS CONTROLLER DESIGN
In this section, a linear discrete-time observer is constructed first and then a sampled-data output feedback control law will be presented. The observer is used for estimating the state variables at each sampling point. Meanwhile the control law can generate a precise control signal to regulate the output voltage according to the desired value.
A. DESIGN OF A LINEAR DISCRETE-TIME OBSERVER
A second-order observer is constructed by continuous states over [t k , t k+1 ) where k ∈ [0, ∞), discrete-time output y(t k ) = z 1 (t k ) and sampled-data control input v(t k ) with a sampling period T > 0. In particular, we design the following observeṙ
where a 1 and a 2 are coefficients of the Hurwitz polynomial
A = A−HC, the expression of observer (6) can be simplified as the following compact forṁ
By a discretization process, the continuous-time observer (7) can be transformed as the following discrete-time form
B. DESIGN OF A SAMPLED-DATA SENSORLESS CONTROL LAW
Upon the discrete-time observer (8), a sampled-data control law for the DC-DC converter system can be constructed as
where K = k 1 , k 2 and k 1 , k 2 are coefficients of the Hurwitz polynomial p 2 (s) = s 2 + k 2 s + k 1 . Hence, the duty ratio µ(t) is expressed as
Based on the feedback control law (9), the discrete-time observer (8) can be further rewritten aŝ
It can be affirmed that the discrete-time observer (11) can generate the same estimations as the continuous-time observer (7) at the same sampling instants. In practice, the control signal emerged from the sampled-data control law is equivalent to the continuous mode. For the convenience of discussion, the continuous-time observer (7) will be applied in the following stability analysis of the closedloop system, referring to [35] and [37] .
Remark 5: A sensorless domination technique is utilized to deal with the uncertainties/disturbances of load variations without current sensors. The estimated states utilized in the duty ratio µ(t) can ensure the system reliability and develop a sensorless strategy. Therefore, we can reduce the number of components and the cost by making full use of the easily measured information.
Theorem 6: The robust output voltage regulation problem for DC-DC buck converter system (2) can be realized by a sampled-data sensorless controller (9)-(11) with matrices M ∈ R 2×2 , N ∈ R 2×1 and K ∈ R 1×2 under an appropriate scaling gain and a suitable sampling period T , such that the influence of the disturbance input ω(t) on the output voltage v o becomes arbitrarily small.
Proof : The proof will be carried out in two steps. The first is to prove the global stability of hybrid closed-loop system. Secondly, by identifying the scaling gain and the sampling period T , the ADD result in the sense of L 2 gain can be achieved.
1) Under
with e(t) = e 1 (t) e 2 (t)
the following composite equation with the error system can be obtained for t ∈ [t k , t k+1 ),
Clearly that A is a Hurwitz matrix with the knowledge thatÂ and A − BK are Hurwitz matrices. It can be concluded that the hybrid closed-loop system (12) can be globally asymptotically stable with the disturbance input lim t→∞ ω(t) = 0 and the result is obtained that lim t→∞ z(t) = 0 and lim t→∞ e(t) = 0 if Hurwitz matrices K and H are properly chosen by tuning.
Meanwhile, there exists a positive definite matrix
Based on the definition (4), it can be obtained that
In practical engineering applications, physical device and signal energy are bounded. Here we confirm that θ ≤ R 0 L and it can be held that
Further, we have
2Z e T (t)P G(t, z(t)) G(t, z(t))
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where λ = λ max (P T P). Considering the output in system (5), we have
Substituting (14)- (15) into (13) yieldṡ
Then we choose the gain with an arbitrary constant γ > 0 as
and we can deduce the following formula,
Note that system (12) meets the criteria of Lemma A. 11, then it can be deduced for t ∈ [t k , t k+1 ) that
where
2 G 0 with a time interval
With the help of (18), integrating both sides of (17) from t k to t k+1 gives
By applying Cauchy Integral Inequality, the following relation can be achieved
Then it is straightforward to obtain
According to Lemma A. 11, we can clearly see that a small T > 0 leads to a small β(T ) > 0, and there certainly are small enough T and β(T ) that satisfy the following two criteria simultaneously,
then the right side of (20) becomes negative definite. One step further, it can be rewritten as
Note that for arbitrary k ∈ [0, ∞), we can derive that
It can be rewritten as follows for t ∈ [0, ∞)
Therefore, the closed-loop DC-DC converter system is globally asymptotically stable, in the case when ω(t) = 0. With the fact that V (Z e (t)) = Z e T (t)P Z e (t) ≥ 0 and V (0) = 0 when Z e (t 0 ) = 0, it is deduced from (22) that
for any ω(t) ∈ L 2 with a real number γ > 0. That means, the L 2 gain from the item ω(t) to the output y(t) (i.e., v o −v r ) is not more than the given value γ , when asymptotical stability conditions are met.
2) According to (21), we can derive β(T ) as follows
Then the maximum allowable sampling period T can be calculated more explicitly as So far, the sensorless sampled-data control for DC-DC converter system (2) has been implemented.
Remark 8: Seeing in the constraint condition (16), the scaling gain is accessible first with the given γ . Then by means of (19) , (24), we can ascertain the range of sampling period T and it can be inferred that a larger leads to a smaller sampling period T .
Remark 9: The direct digital control design is new and rarely studied in power electronic systems before. Research of the new design strategy for DC-DC buck converters will actually accelerate the development of new products, reduce costs in practical implementations.
IV. NUMERICAL SIMULATION AND EXPERIMENTAL VERIFICATION
In this section, the control performances of the proposed method are vindicated by numerical simulations and experiments. The comprehensive performance regarding of tracking, disturbance attenuation and robustness is to discussed and analysed in the following.
A. NUMERICAL SIMULATION
The circuit parameters of DC-DC buck converter in the simulations are shown in Table. 1, and the output voltage is desired to be v r = 15 V with the nominal value of the load resistance R 0 = 100 . The block diagram shown in Fig. 2 describes the control structure of DC-DC buck converter with the proposed sampled-data sensorless controller (9)- (11) . The proposed controller is implemented digitally by using an analog-todigital (A/D) sampler and a zero order hold (ZOH) element.
In the simulations, the gain matrices of the sampled-data controller are calculated as The principle of calculating and tuning the control parameters is to guarantee a good tradeoff among tracking, disturbance rejection and robustness performances.
To testify the disturbance attenuation ability of the proposed controller, variations of load resistance are considered by adding the uncertain parameter θ(t) to the system as shown in Fig. 3 . A step change is happened at 0.3s and a time-varying nonlinear variation is installed at 0.7s.
For comparison, simulations are performed with the proposed method and the conventional PID control under same conditions of input voltage, fixed inductance and capacitance for the DC-DC buck converter. It is observed in Fig. 4 that both the output voltage v o and the inductor current i L can reach steady values in less time, and better robustness is obtained by the proposed controller than that of PID controller, in both cases of load variations at 0.3 s and 0.7 s. Similarly, the duty ratio µ(t) can be adjusted to steady in a relatively shorter time without larger fluctuation, as shown in Fig. 4(c) . Fig. 5 shows the influence of load uncertainty on the voltage fluctuation and the detailed study is shown in Table. 2. As indicated in the table, the data of maximum output voltage raise (MOVR), the recovery time (ReT), the L 2 gain and the error sum of squares (ESS) of output voltage sufficiently prove the advantages of the proposed method in terms of disturbance rejection. L 2 gain from load variation to output voltage is less than the given value γ and it characterizes the robust performance of the proposed control method.
B. EXPERIMENTAL VERIFICATION
Aiming to investigate the validity of the proposed control method in practical applications, a buck converter prototype with same component parameters in Table. 1 is constructed VOLUME 6, 2018 (9)- (11) at 0.7s − 1.0s. Results in Fig. 7 show that the closed-loop system can depress the overshoot and improve the steady state performance with both control methods. While the rise time under the proposed method is about 20ms, much less than 140ms under PID controller.
When load resistance changes suddenly from 100 to 50 and then vice-versa under the proposed method, the output voltage raise is only 45.7% of the output under PID control as shown in Fig. 8 and Table. 2, meanwhile the output voltage can also be regulated to the desired value more rapidly. Table. 3 shows the comparison of experimental results by existing solutions in [18] , [20] , and [27] and the proposed method. It proves that the buck converter system obtains good combination property by applying the proposed method. And it is sure that the new voltage regulation technology with rapid transient response and robust performance can reduce power losses, improve energy efficiency of the buck converter systems. Fig. 9 shows the adaptive capacity of the proposed control for different loads. Under various load conditions (50 /100 /150 /200 ), the output voltages track the reference in relatively short periods, shown in Fig. 9(a) . When loads steps up or down (100 − 50 − 100 /150 − 100 − 150 /150 − 50 − 150 ), the control system exhibits strong disturbance rejection ability. The wide applicability can improve the development of digital control in industrial areas, thus more related issues would be addressed.
C. RELATIONSHIP BETWEEN CONTROL PARAMETERS AND DYNAMIC PERFORMANCE
This part analyses the relationship between control parameters , T and system performance of DC-DC control systems in the experiments. And some regular knowledge of tuning or T are obtained by the experimental results, which are of important reference significance for the design of digital controller. Table. 4 provides the rise time (RiT), the overshoot of the output voltage, the settling time (SeT) when DC-DC converter system starts up, and robust performance indices of the recovery time (ReT), the maximum output voltage drop (MOVD), the error sum of squares (ESS) of output voltage.
As indicated in Fig. 10(a) , Fig. 10(b) , and Table. 4, when changes from 850 to 2850 with the same sampling period T = 0.0005s, we can observe that larger restrains the output overshoot effectively, but makes the system to achieve the desired value with longer settling and recovery time. Meanwhile, the robustness is enhanced with smaller voltage drop when increases within a limit. Along with the increase of T under a constant = 1850, both the overshoot and the maximum output voltage drop decrease, while recovery time increases, as shown in Fig. 10(c), Fig. 10(d) , and Table. 4. The experimental results in Fig. 10 and Table. 4 demonstrate the difference of regularities when we tune or T . A larger can realize output voltage regulation without overshoot, but both the settling and recovery time take slightly longer. The maximum voltage drop decreases along with the increase of sampling period T , while recovery time increases.
To guarantee a good tradeoff among tracking, disturbance rejection and robustness performances, we select = 1850 and T = 0.0005s as the appropriate choice for the controller. The experimental results as depicted in Fig. 11 validate the feasibility of the aforementioned guidance and the effectiveness of the proposed digital control.
Remark 10: In the experiments, we can conclude that larger T may induce tracking error and oscillation. Therefore, the inequality (24) has significant reference value to determine the upper bound of sampling period T . On the other hand, the control parameters and T in the experiments have wide tuning ranges, which will make the digital controller design being more flexible. Hence it will be easier for the proposed control to be implemented in power electronic industry.
V. CONCLUSION
In this paper, we have proposed a sampled-data compensator to regulate the output voltage for DC-DC buck converter systems under a sensorless control conception. A discretetime observer is firstly constructed to estimate the system states at the sampling points. The output feedback domination approach attains robust control performance by utilizing a scaling gain to dominate the hybrid closed-loop control system. With the help of these two tools, the advanced controller is explicitly constructed to attenuate the disturbance in the L 2 gain sense. We apply this technique to a dynamic digital compensator and the sampled-data sensorless control is illustrated to achieve good tracking performance and strong robustness against load uncertainties/variations. Both simulations and experiments verify the effectiveness and practicability of the new control algorithm. Some principles are available for determining the control parameters, and the proposed digital controller is an effective alternative for DC-DC buck converters. As further research of the direct designed discrete-time control, we will consider load variations, uncertain parameters (R/L/C) perturbation and external disturbances together in actual applications and popularize this technology to more topologies of power electronics.
APPENDICES
In the process of theoretical proof in Section III, the lemma given below plays a significant role.
Lemma A. 11: [37] Consider the systeṁ X(t) = F (X(t), X(t k ), W (t)) , X(t) ∈ R n , W ∈ R s , t ∈ [t k , t k+1 ),
where the vector field F : R 2n+s → R n satisfies F(X(t), X(t k ), W (t)) ≤ d 1 X(t) +d 2 X(t k ) +d 3 W (t)
for positive constants d 1 , d 2 , d 3 . There exists a small enough interval
such that the following inequality holds
